

1 B 823 827 587

EL 844046555

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

\* \* \* \* \*

Thin Film Transistors And Methods Of Forming  
Thin Film Transistors

\* \* \* \* \*

INVENTOR:

Monte Manning

ATTORNEY'S DOCKET NO. MI22-349

EM156304836

TOP SECRET

1 PATENT RIGHTS STATEMENT

2 This invention was made with Government support under Contract  
3 No. MDA972-92-C-0054 awarded by Advanced Research Projects Agency  
4 (ARPA). The Government has certain rights in this invention.  
5  
6

7 TECHNICAL FIELD

8 This invention relates specifically to thin film transistor technology.  
9  
10

11 BACKGROUND OF THE INVENTION

12 As circuit density continues to increase, there is a corresponding  
13 drive to produce smaller and smaller field effect transistors. Field  
14 effect transistors have typically been formed by providing active areas  
15 within a bulk substrate material or within a complementary conductivity  
16 type well formed within a bulk substrate. One additional technique  
17 finding greater application in achieving reduced transistor size is to form  
18 field effect transistors with thin films, which is commonly referred to as  
19 "thin film transistor" (TFT) technology. These transistors are formed  
20 using thin layers which constitute all or a part of the resultant source  
21 and drain regions, as opposed to providing both regions within a bulk  
22 semiconductor substrate.

23 Specifically, typical prior art TFT's are formed from a thin film  
24 of semiconductive material (typically polysilicon). A central channel

1 region of the thin film is masked by a separate layer, while opposing  
2 adjacent source/drain regions are doped with an appropriate p or n type  
3 conductivity enhancing impurity. A gate insulator and gate are provided  
4 either above or below the thin film channel region, thus providing a  
5 field effect transistor having active and channel regions formed within  
6 a thin film as opposed to a bulk substrate.

7 It would be desirable to improve upon methods of forming thin  
8 film transistors and in improving thin film transistor constructions.

9  
10  
11 **BRIEF DESCRIPTION OF THE DRAWINGS**

12 Preferred embodiments of the invention are described below with  
13 reference to the following accompanying drawings.

14 Fig. 1 is a diagrammatic sectional view of a semiconductor wafer  
15 fragment at one processing step in accordance with the invention.

16 Fig. 2 is a view of the Fig. 1 wafer fragment at a processing  
17 step subsequent to that shown by Fig. 1.

18 Fig. 3 is a view of the Fig. 1 wafer fragment at a processing  
19 step subsequent to that shown by Fig. 2.

20 Fig. 4 is one example of a possible top view of Fig. 3.

21 Fig. 5 is a view of the Fig. 1 wafer fragment at a processing  
22 step subsequent to that shown by Fig. 3.

23 Fig. 6 is a diagrammatic sectional view of an alternate  
24 embodiment wafer fragment in accordance with the invention.

1 Fig. 7 is a diagrammatic sectional view of yet another alternate  
2 embodiment wafer fragment at one processing step in accordance with  
3 the invention.

4 Fig. 8 is a view of the Fig. 7 wafer fragment at a processing  
5 step subsequent to that shown by Fig. 7.

6 Fig. 9 is a view of the Fig. 7 wafer fragment at a processing  
7 step subsequent to that shown by Fig. 8.

8 Fig. 10 is a view of the Fig. 7 wafer fragment at a processing  
9 step subsequent to that shown by Fig. 9.

10 Fig. 11 is a view of the Fig. 7 wafer fragment at a processing  
11 step subsequent to that shown by Fig. 10.

#### 12 13 14 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 This disclosure of the invention is submitted in furtherance of the  
16 constitutional purposes of the U.S. Patent Laws "to promote the  
17 progress of science and useful arts" (Article 1, Section-8).

18 In accordance with one aspect of the invention, a method of  
19 forming a thin film transistor over a substrate comprises the following  
20 steps:

21 providing a layer of semiconductive material from which a channel  
22 region and at least one of a source region or a drain region of a thin  
23 film transistor are to be formed; and  
24

1           conductively doping the at least one of the source region or the  
2           drain region of the semiconductive material layer while preventing  
3           conductivity doping of the channel region of the semiconductive material  
4           layer, such doping being conducted without any masking of the channel  
5           region by any separate masking layer.

6           In accordance with another aspect of the invention, a method of  
7           forming a thin film transistor comprises the following steps:

8           providing a substrate having a node to which electrical connection  
9           is to be made;

10          providing a first electrically insulative dielectric layer over the  
11          substrate;

12          providing an electrically conductive gate layer over the first  
13          dielectric layer;

14          providing a second electrically insulative dielectric layer over the  
15          electrically conductive gate layer;

16          providing a contact opening through the second dielectric layer,  
17          the electrically conductive gate layer and the first dielectric layer; the  
18          contact opening defining projecting sidewalls;

19          providing a gate dielectric layer within the contact opening  
20          laterally inward of the contact opening sidewalls;

21          providing a layer of semiconductive material over the second  
22          dielectric layer and within the contact opening against the gate dielectric  
23          layer and in electrical communication with the node; the semiconductive  
24          material within the contact opening defining an elongated and outwardly

1 extending channel region the electrical conductance of which can be  
2 modulated by means of the adjacent electrically conductive gate and  
3 gate dielectric layers; and

4 conductively doping the semiconductive material layer lying  
5 outwardly of the contact opening to form one of a source region or a  
6 drain region of a thin film transistor.

7 In accordance with still another aspect of the invention, a thin  
8 film transistor comprises:

9 a thin film transistor layer having a source region, a channel  
10 region and a drain region; the thin film channel region comprising an  
11 annulus; and

12 a gate in proximity to the thin film channel annulus, the gate  
13 comprising an annulus which surrounds the thin film channel annulus.

14 These and other aspects of the invention will be more readily  
15 appreciated from the following description with proceeds with reference  
16 to the accompanying drawings.

17 Referring to Fig. 1, a semiconductor wafer fragment in process is  
18 indicated generally with reference numeral 10. Such comprises a bulk  
19 substrate 12 of lightly doped p or n type monocrystalline silicon, having  
20 a diffusion region 13 provided therein. A first electrically insulative  
21 dielectric layer 14 (typical  $\text{SiO}_2$ ) is provided over bulk substrate 12.  
22 An example and preferred thickness range for layer 12 is from  
23 50 Angstroms to 2000 Angstroms, with 100 Angstroms being more  
24 preferred. An electrically conductive layer 16 is provided over first

0920979 080404

1 dielectric layer 14. Layer 16 will ultimately comprise the conductive  
2 gate of the thin film transistor, and preferably comprises a heavily  
3 doped (greater than  $1 \times 10^{20}$  ion/cm<sup>3</sup>) layer of polysilicon. An example  
4 and preferred thickness range is from 3000 Angstroms to  
5 10,000 Angstroms, with 8000 Angstroms being more preferred. A  
6 second electrically insulative dielectric layer 18 is provided over  
7 electrically conductive gate layer 16. Such can be considered as a base  
8 layer over which a thin film transistor layer will be provided. An  
9 example and preferred material is SiO<sub>2</sub> deposited to a thickness range  
10 of from 300 Angstroms to 3000 Angstroms, with 1000 Angstroms being  
11 more preferred.

12 Referring to Fig. 2, a contact opening 20 is provided through  
13 second dielectric layer 18, electrically conductive gate layer 16, and first  
14 dielectric layer 14 to outwardly expose diffusion region 13. Alternately,  
15 diffusion region 13 could be provided after forming contact opening 20.  
16 One method of doing this is by using ion implantation through contact  
17 opening 20, thereby making diffusion regions 13 self-aligned to contact  
18 opening 20. Contact opening 20 defines projecting sidewalls 22 which  
19 in the preferred embodiment are provided to be substantially  
20 perpendicular relative to the expanse of bulk substrate 12. A dielectric  
21 layer 24, which will serve as gate dielectric layer, is deposited over  
22 second dielectric layer 18 and within contact opening 20 to a thickness  
23 which less than completely fills contact opening 20. An example  
24 diameter for contact opening 20 is 3500 Angstroms, with an example

1 layer 24 being  $\text{SiO}_2$  deposited to a thickness of 200 Angstroms in such  
2 instance.

3 Referring to Fig. 3, gate dielectric layer 24 is anisotropically  
4 etched to define a resultant gate dielectric layer 26 within contact  
5 opening 20 laterally inward of sidewalls 22. When anisotropically  
6 etching gate dielectric layer 24, some of second dielectric layer 18 is  
7 removed during a desired overetch. If layer 18 is 1000 Angstroms thick  
8 and layer 24 is 200 Angstroms thick, a preferred over-etch would be  
9 200 Angstroms, reducing 18 to 800 Angstroms. In the illustrated and  
10 preferred embodiment, such gate dielectric layer takes on the shape or  
11 appearance of conventional insulative sidewall spacers, and in the  
12 depicted embodiment is in the form or shape of a longitudinally  
13 elongated annulus. Thus, electrically conductive gate layer 16 also is  
14 comprised of an annulus which surrounds contact opening 20.

15 Fig. 4 illustrates one example of a possible patterned top  
16 construction of Fig. 3. Such illustrates gate dielectric annulus 26  
17 encircling within contact opening 20. Electrically conductive gate  
18 layer 16 has been patterned to comprise a ring portion and an  
19 extension 27. Regardless, the bulk mass of layer 16 constitutes an  
20 annulus which encircles contact opening 20. The above described  
21 process provides but one example of a manner in which a gate  
22 dielectric layer is provided within contact opening 20.

23 Referring to Fig. 5, a layer 30 of semiconductive material is  
24 provided over second dielectric layer 18 and within contact opening 20



1 against gate dielectric layer 26, and in electrical communication with  
2 diffusion region 13. In this particular described embodiment, layer 30  
3 is provided to completely fill the remaining open portion of contact  
4 opening 20. Semiconductive material layer 30 constitutes a layer from  
5 which a channel region and at least one of a source region or a drain  
6 region of a thin film transistor are to be formed. The semiconductive  
7 material of layer 30 within contact opening 20 defines an elongated and  
8 outwardly extending channel region 31- the electrical conductance of  
9 which can be modulated by means of the adjacent electrically conductive  
10 gate and gate dielectric layers 16 and 26, respectively.

11 Field effect transistor channel regions typically utilize some  
12 minimum conductivity doping, less than the doping concentrations of the  
13 source and drain, to provide desired conductance when modulated by  
14 the gate. Such can be provided in this example by *in situ* doping of  
15 layer 30 during its deposition. Alternately, an ion implant can be  
16 conducted with subsequent processing providing desired diffusion of the  
17 dopants.

18 The semiconductive material layer 30 is then conductively doped  
19 such that its portion lying outwardly of contact opening 20 forms one  
20 of a source or a drain region 32 of a thin film transistor. The doping  
21 results in an interface 34 being created relative to the outermost  
22 portions of layer 30 and that portion within channel region 31, such  
23 that portion 32 constitutes a highly doped electrically conductive region,  
24 while channel region 31 constitutes a semiconductive layer capable of

62602660

1 being rendered conductive by applying suitable voltage to gate layer 16.  
2 Note that advantageously in accordance with the preferred process,  
3 conductive doping of layer 30 is conducted using its thickness to  
4 effectively prevent conductivity doping of channel region 31, with such  
5 doping being conducted without other masking of the channel region by  
6 any separate masking layer. The effective thickness and doping  
7 conditions for the outer portion of layer 30 effectively can be utilized  
8 to prevent undesired conductivity enhancing doping of channel region 31.

9 In the above described embodiment, one of doped regions 32 of  
10 layer 30 or diffusion region 13 of bulk substrate 12 constitutes a source  
11 region of a thin film transistor, while the other of such constitutes a  
12 drain region. Region 31 constitutes a channel region, with gate  
13 layer 16 comprising an annulus which encircles thin film channel  
14 region 31. Both of channel region 31 and diffusion region 32 are  
15 elongated, with diffusion region 32 being oriented substantially  
16 perpendicular relative to channel region 31 and also substantially parallel  
17 with bulk substrate 14. Elongated channel region 31 and gate dielectric  
18 annulus 26 are perpendicularly oriented relative to bulk substrate 14.

19 If region 13 constitutes the drain region, then the thickness of  
20 oxide layer 14 defines the gate-drain offset dimension of the thin film  
21 transistor. As well known to those of skill in the art, a drain offset  
22 is a region used in thin film transistors to reduce off current caused  
23 by thermionic field emission in the channel region near the drain. If  
24 region 32 is the drain, then the thickness of layer 18 defines the offset

dimension. The thickness of gate polysilicon layer 16 defines the channel length of the thin film transistor.

An alternate embodiment is shown and described with reference to Fig. 6. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated by the suffix "a" or with different numerals. In the depicted embodiment of wafer fragment 10a, semiconductive material 30a is provided to only partially fill the remaining portion of contact opening 20. Such forms an annulus 33 within contact opening 20, with such annulus being utilized to comprise the channel region of the resultant thin film transistor.

Layer 30a can be doped in a single step to form diffusion regions 32a and 35, one of which constitutes a drain region and the other of which constitutes a source region of the resultant thin film transistor. Accordingly, channel annulus 33 is elongated and oriented substantially perpendicularly relative to bulk substrate 12 and diffusion regions 32a and 35. In this described embodiment, gate layer 16 comprises an annulus which surrounds thin film channel annulus 33. Again, the elongated and substantially vertical nature or orientation of channel region 33 prevents conductivity doping from occurring therein when regions 32a and 35 are doped by a highly directional perpendicular ion implantation doping. In this embodiment, diffusion region 13 constitutes a node to which electrical connection of a thin film transistor is to be made, while in the first embodiment example region 13 comprised an inherent part of the thin film transistor.

1 Diffusion region 13 might alternately be provided by out-diffusion of  
2 dopant material from region 35 from subsequent heating steps.

3 Desired minimum doping for the channel region of Fig. 6 can be  
4 provided by *in situ* doping or by ion implanting, such as angled  
5 implanting.

6 Yet another alternate preferred embodiment is described with  
7 reference to Figs. 7-11. Like numerals from the first described  
8 embodiment have been utilized where appropriate, with differences being  
9 indicated with the suffix "b" or with different numerals. Referring first  
10 to Fig. 7, second electrically insulative dielectric layer 18 is provided  
11 with an initial contact opening 50 therethrough to electrically conductive  
12 gate layer 16. A preliminary electrically insulative layer 52 is provided  
13 over second dielectric layer 18 and to within initial contact opening 50,  
14 with such layer less than completely filling contact opening 50.

15 Referring to Fig. 8, preliminary electrically insulative layer 52 is  
16 anisotropically etched to define an insulative annulus spacer 54 within  
17 initial contact opening 50. Such facilitates or enables producing a  
18 contact opening inwardly of the spacers which is less than the minimum  
19 photolithographic feature size which can be useable to produce the  
20 smallest possible initial contact opening 50. For example, where a  
21 minimum available photolithographic width for contact opening 50 were  
22 0.32 micron, the resultant width of the opening after spacer etch can  
23 be reduced to 0.1 micron. As examples, if layer 18 is 1500 Angstroms  
24 thick and opening 50 is 3200 Angstroms in diameter, layer 52 is

1 preferably provided to a thickness of from 500 Angstroms to  
2 1200 Angstroms, with 1000 Angstroms being most preferred. An  
3 anisotropic etch of a 1000 Angstrom thick layer 52 will preferably be  
4 conducted as an over-etch of 300 Angstroms, leaving layer 18  
5 1200 Angstroms thick.

6 Referring to Fig. 9, a secondary contact 56 is etched through  
7 electrically conductive gate layer 16 and first dielectric layer 14. During  
8 such etching, insulative annulus spacer 54 and second dielectric layer 18  
9 are used as an etching mask. Diffusion regions 13b is provided as  
10 shown.

11 Referring to Fig. 10, a secondary electrically insulative layer 58  
12 is provided over second dielectric layer 18 and insulative annulus  
13 spacer 54 to within secondary contact opening 56, with such layer being  
14 provided to less than completely fill secondary contact opening 56.

15 Referring to Fig. 11, secondary electrically insulative layer 58 has  
16 been anisotropically etched to define a gate dielectric layer annulus 26b  
17 within secondary contact opening 56. A subsequent semiconductive  
18 layer 30b is provided and doped as shown to provide diffusion region  
19 32b, and to provide channel region 31b. An example thickness for  
20 layer 58 is 200 Angstroms. Anisotropic etching of such a layer  
21 preferably includes a 200 Angstrom over-etch, resulting in a final  
22 preferred thickness of layer 18 of 1000 Angstroms.

23 The above described embodiments utilizing an annulus gate  
24 essentially enables provision of a channel region which is gated about

all sides, thus enabling provision of smaller field effect transistors. Such results in a reduced consumption of substrate area, with such example thin film transistors enabling the required area to be that of the contact and the associated anisotropic spacer-like constructions. Conventional horizontal thin film transistors require additional area for the channel, source and drain regions. Such also provides for improved thin film transistor characteristics, due to gating of the channel region on all sides which provides greater controllable on/off currents.

The above described method and embodiment further reduce overall mask count in semiconductor processing. Since in the preferred embodiment the channel region is substantially vertical, masks are not required to protect the desired channel from the thin film transistor source and drain implants. Depending on implementation, the channel region may even be completely sealed from the surface providing even greater protection, thus eliminating at least two masks.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.